Application/Control Number: 10/698,825

Art Unit: 2800

Clmpto 12092005 PY Page 2

Application/Control Number: 10/698,825

Art Unit: 2800

IN THE CLAIMS

(Original) A method of manufacturing a non-volable memory device comprising:

forming a turnel oxide layer on a semiconductor substrate having a self-atigned shallow trench isolation;

depositing a first floating gate layer on the turne) exide layer at a first temperature of no less than about 530°C; and

in-eith depositing a second floating gate layer on the first floating gate layer at a second temperature of no more than about 580°C.

- (Original) The method as claimed in claim 1, wherein the first floating gaze layer comprises either doped polycrystalline silicon or undoped polycrystalline silicon.
- (Original) The method as claimed in claim 1, wherein the second floating gate layer comprises either doped amorphous silicon or undoped amorphous silicon.
- (Original) The method as claimed in claim 1, wherein the fast temperature is
 in the range of approximately 530°C to 650°C.
- (Original) The method as claimed in claim I, wherein the second temperature is no more than about 550°C.
- 6. (Original) A method of manufacturing a non-volatile memory device comprising:

forming a turnel exide layer on a semiconductor substrate having a self-aligned shallow trench isolation;

loading the substrate into a piece of deposition equipment;

depositing a doped polyerystalline silicon on the tunnel oxide layer while introducing a first doping gas in the deposition equipment at a first temperature of more than about 530°C to thereby form a first floating gate layer.

in-situ depositing a doped amorphous silicon on the first floating gate layer while introducing a second doping gas in the deposition equipment at a second temperature of less than about 580°C to thereby form a second floating gate layer; and

unloading the substrate from the deposition equipment.

Application/Control Number: 10/698,825 Page 4

Art Unit: 2800

(Original) The method as claimed in claim 6, wherein the first and second
doping gases comprise a phosphine (PH₂) gas.

- 8. (Original) The method as claimed in claim 6, wherein the first and second floating gate layers are deposited in a single processing chamber.
- 9. (Original) The method as claimed in claim 6, wherein the first floating gate layer is deposited in a first processing chamber of the deposition equipment and the second floating gate layer is deposited in a second processing chamber of the deposition equipment.
- 10. (Original) A method of manufacturing a non-volatile memory device comprising:

forming a tunnal oxide layer on a semiconductor substrate having a self-aligned shallow treach isolation:

loading the substrate into a piece of deposition equipment;

depositing an undoped pulyerystalline silicon on the tunnel oxide layer at a first tamperature of no less than about 530°C to thereby form a first floating gate layer,

in-situ depositing a doped amorphous silicon on the first floating gate layer while introducing a doping gas in the deposition equipment at a second temperature of no more than about 580°C to thereby form a second floating gate layer; and

unloading the substrate from the deposition equipment.

- 11. (Original) The method as claimed in claim 10, wherein the doping gas comprises a phosphine (PH₃) gas.
- (2. (Original) The method as claimed in claim 10, wherein the first and second floating gata layers are deposited in a single processing chumber.
- 13. (Original) The method as claimed in claim 10, wherein the first floating gate layer is deposited in a first processing chamber of the deposition equipment and the second floating gate layer is deposited in a second processing chamber of the deposition equipment.
- 14. (Original) A method of manufacturing a non-volatile memory device comprising:

Application/Control Number: 10/698,825

Art Unit: 2800

forming a tunnel exide layer on a semiconductor substrate having a self-aligned shallow trench isolation structure;

luxiling the substrate into a piece of deposition equipment;

depositing an undoped polycrystalline silicon on the tunnel axide layer at a first temperature of no less than about 530°C to thereby form a first tloating gate layer;

m-situ depositing an undoped amorphous silicon on the first floating gate layer at a second temperature of no more than about SEO°C to thereby furn a second floating gate layer;

unloading the substrate from the deposition equipment, and ion-implanting a depart on the substrate on which the second floating gate layer is formed, to thereby dope the first and second floating gate layers with the depart.

- 15. (Original) The method as claimed in claim 14, wherein the depart comprises either phospherus (P) or boron (B).
- 16. (Original) The method as claimed in claim 14, wherein the first and second floating gate layers are deposited in a single processing chamber.
- 17. (Original) The method as claimed in claim 14, wherein the first floating gate layer is deposited in a first processing chamber of the deposition equipment and the second floating gate layer is deposited in a second processing chamber of the deposition equipment.
- 18. (Original) The method as claimed in claim 14, further comprising the step of performing a heat treatment to activate the depart, after deping the first and second floating gate layers.
- 19. (Original) The method as claimed in claim 18, wherein the heat treatment is carried out at a temperature of no less than about 300°C.